Editors Mikhail R. Baklanov, Paul S. Ho and Ehrenfried Zschech

Advanced Interconnects for ULSI Technology



WILEY

Advanced Interconnects for ULSI Technology

Edited by

Mikhail R. Baklanov, Paul S. Ho and Ehrenfried Zschech



A John Wiley & Sons, Ltd., Publication

This edition first published 2012 © 2012 John Wiley & Sons, Ltd

Registered Office

John Wiley & Sons, Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

The publisher and the author make no representations or warranties with respect to the accuracy or completeness of the contents of this work and specifically disclaim all warranties, including without limitation any implied warranties of fitness for a particular purpose. This work is sold with the understanding that the publisher is not engaged in rendering professional services. The advice and strategies contained herein may not be suitable for every situation. In view of ongoing research, equipment modifications, changes in governmental regulations, and the constant flow of information relating to the use of experimental reagents, equipment, and devices, the reader is urged to review and evaluate the information provided in the package insert or instructions for each chemical, piece of equipment, reagent, or device for, among other things, any changes in the instructions or indication of usage and for added warnings and precautions. The fact that an organization or Website is referred to in this work as a citation and/or a potential source of further information does not mean that the author or the publisher endorses the information the organization or Website may provide or recommendations it may make. Further, readers should be aware that Internet Websites listed in this work may have changed or disappeared between when this work was written and when it is read. No warranty may be created or extended by any promotional statements for this work. Neither the publisher nor the author shall be liable for any damages arising herefrom.

Library of Congress Cataloging-in-Publication Data

Advanced interconnects for ULSI technology / [edited by] Mikhail R. Baklanov, Paul S. Ho, Ehrenfried Zschech.

p. cm.

Includes bibliographical references and index.

ISBN 978-0-470-66254-0 (hardback)

- 1. Interconnects (Integrated circuit technology). 2. Integrated circuits-Ultra large scale integration.
- I. Baklanov, Mikhail. II. Ho, P. S. III. Zschech, Ehrenfried.

TK7874.53.A39 2012

621.39'5-dc23

2011038787

A catalogue record for this book is available from the British Library.

Print ISBN: 9780470662540

Set in 10/12pt Times by SPi Publisher Services, Pondicherry, India Printed and bound in Singapore by Markono Print Media Pte Ltd

Contents

About the Editors List of Contributors Preface Abbreviations			
Se	ction	I Low-k Materials	1
1	Low	-k Materials: Recent Advances	3
	Gera	aud Dubois and Willi Volksen	
	1.1	Introduction	3
	1.2	Integration Challenges	5
		1.2.1 Process-Induced Damage	6
		1.2.2 Mechanical Properties	9
	1.3	Processing Approaches to Existing Integration Issues	10
		1.3.1 Post-deposition Treatments	11
		1.3.2 Prevention or Repair of Plasma-Induced	
		Processing Damage	14
		1.3.3 Multilayer Structures	15
	1.4	Material Advances to Overcome Current Limitations	16
		1.4.1 Silica Zeolites	16
		1.4.2 Hybrid Organic–Inorganic: Oxycarbosilanes	19
		Conclusion	22 23
	Refe	erences	23
2	Ultr	a-Low-k by CVD: Deposition and Curing	35
_		ent Jousseaume, Aziz Zenasni, Olivier Gourhant,	
		rent Favennec and Mikhail R. Baklanov	
	2.1	Introduction	35
		Porogen Approach by PECVD	37
		2.2.1 Precursors and Deposition Conditions	37
		2.2.2 Mystery Still Unsolved: From Porogens to Pores	41
	2.3	UV Curing	42
		2.3.1 General Overview of Curing	42
		2.3.2 UV Curing Mechanisms	43
	2.4	Impact of Curing on Structure and Physical Properties:	
		Benefits of UV Curing	49
		2.4.1 Porosity	49

vi Contents

		2.4.2 Chemical Structure and Mechanical Properties	50		
		2.4.3 Electrical Properties	56		
	2.5	Limit/Issues with the Porogen Approach	57 50		
		2.5.1 Porosity Creation Limit	58		
	26	2.5.2 Porogen Residues	59 62		
	2.6	Future of CVD Low-k	62		
		2.6.1 New Matrix Precursor2.6.2 Other Deposition Strategies	64		
		2.6.3 New Deposition Techniques	66		
	2.7	Material Engineering: Adaptation to Integration Schemes	68		
	2.8		70		
		rences	71		
3	Plas	ma Processing of Low-k Dielectrics	79		
		liang Shi, Denis Shamiryan, Jean-François de Marneffe,			
		i Huang, Paul S. Ho and Mikhail R. Baklanov			
	3.1		79		
		Materials and Equipment	80		
	3.3		82		
	3.4	Interaction of Low-k Dielectrics with Plasma	85		
		3.4.1 Low-k Etch Chemistries	85		
		3.4.2 Patterning Strategies and Masking Materials	87		
	2.5	3.4.3 Etch Mechanisms	88 92		
	3.5	Mechanisms of Plasma Damage	93		
		3.5.1 Gap Structure Studies	95		
		3.5.2 Effect of Radical Density3.5.3 Effect of Ion Energy	96		
		3.5.4 Effect of Photon Energy and Intensity	99		
		3.5.5 Plasma Damage by Oxidative Radicals	103		
		3.5.6 Hydrogen-Based Plasma	105		
		3.5.7 Minimization of Plasma Damage	108		
	3.6	Dielectric Recovery	112		
	5.0	3.6.1 CH ₄ Beam Treatment	112		
		3.6.2 Dielectric Recovery by Silylation	113		
		3.6.3 UV Radiation	119		
	3.7	Conclusions	121		
	Refe	erences	122		
4	Wet	Clean Applications in Porous Low-k Patterning Processes	129		
	Quoc Toan Le, Guy Vereecke, Herbert Struyf, Els Kesters				
	and	Mikhail R. Baklanov			
	4.1	Introduction	129		
	4.2	Silica and Porous Hybrid Dielectric Materials	130		
	4.3	Impact of Plasma and Subsequent Wet Clean Processes	2.82		
		on the Stability of Porous Low-k Dielectrics	134		

			Contents	vii
		4.3.1 Stability in Pure Chemical Solutions		134
		4.3.2 Stability in Commercial Chemistries		135
		4.3.3 Hydrophobicity of Hybrid Low-k Materials		138
	4.4	Removal of Post-Etch Residues and Copper Surface Cleaning		141
	4.5	Plasma Modification and Removal of Post-Etch 193 nm Photoresis	t	146
		4.5.1 Modification of 193 nm Photoresist by Plasma Etch		146
		4.5.2 Wet Removal of 193 nm Photoresist		153
		nowledgments		166
	Refe	rences		166
Sec	ction	II Conductive Layers and Barriers		173
5		per Electroplating for On-Chip Metallization ry M. Dubin		175
	5.1	Introduction		175
	-	Copper Electroplating Techniques		176
		Copper Electroplating Superfill		177
		5.3.1 The Role of Accelerator		177
		5.3.2 The Role of Suppressor		178
		5.3.3 The Role of Leveler		180
	5.4	Alternative Cu Plating Methods		182
		5.4.1 Electroless Plating		182
		5.4.2 Direct Plating		182
	5.5	Electroplated Cu Properties		184
		5.5.1 Resistivity		184
		5.5.2 Impurities		184
		5.5.3 Electromigration		185
	5.6	Conclusions		186
	Refe	rences		187
6	Diffu	usion Barriers		193
	Mich	ael Hecker and René Hübner		
	6.1	Introduction		193
		6.1.1 Cu Metallization, Barrier Requirements and Materials		193
		6.1.2 Barrier Deposition Techniques		195
		6.1.3 Characterization of Barrier Performance		196
	6.2	Metal-Based Barriers as Liners for Cu Seed Deposition		198
		6.2.1 Ta-Based Barriers		198
		6.2.2 W-Based Barriers		209
		6.2.3 Ti-Based Barriers		210
		6.2.4 Further Systems		211
	6.3	Advanced Barrier Approaches		212
		6.3.1 Barriers for Direct Cu Plating		212
		6.3.2 Metal Capping Layers		214
		6.3.3 Self-Forming Diffusion Barriers		216

viii Contents

		6.3.4	Self-Assembled Molecular Nanolayers	
			and Polymer-Based Barriers	218
	6.4	Concl	usions	221
	Refe	erences		221
Se	ction	III I	ntegration and Reliability	235
7	Pro	cess Int	egration of Interconnects	237
	Srid	har Bal	akrishnan, Ruth Brain and Larry Zhao	
	7.1	Introd	luction	237
	7.2	On-D	ie Interconnects in the Submicrometer Era	237
	7.3	On-D	ie Interconnects at Sub-100 nm Nodes	240
	7.4	Integr	ation of Low-k Dielectrics in Sub-65 nm Nodes	241
		7.4.1	Degradation of Dielectric Constant during Integration	243
		7.4.2	Integration Issues in ELK Dielectrics Due to Degraded	
			Mechanical Properties	246
	7.5	Patter	ning Integration at Sub-65 nm Nodes	248
		7.5.1	Patterning Challenges	249
	7.6	Integr	ation of Conductors in Sub-65 nm Nodes	252
		7.6.1	Narrow Line Copper Resistivity	253
		7.6.2	Integrating Novel Barrier/Liner Materials and Deposition	
			Techniques for Cu Interconnects	254
		7.6.3	Self-Forming Barriers and Their Integration	256
		7.6.4	Integration to Enable Reliable Copper Interconnects	257
	7.7	Novel	Air-Gap Interconnects	258
		7.7.1	Unlanded Via Integration with Air-Gap Interconnects	258
		7.7.2	Air-Gap Formation Using Nonconformal Dielectric Deposition	259
		7.7.3	Air-Gap Formation Using a Sacrificial Material	260
	Refe	erences		261
8	Che	mical I	Mechanical Planarization for Cu-Low-k Integration	267
	Gau	tam Ba	nerjee	
	8.1	Introd	luction	267
	8.2		to Basics	268
	8.3	Mech	anism of the CMP Process	268
	8.4	CMP	Consumables	271
		8.4.1	Slurry	271
		8.4.2	Pad	273
		8.4.3	Pad Conditioner	274
	8.5		Interactions	276
	8.6	Post-0	CMP Cleaning	281
		8.6.1	Other Defects	286
		8.6.2	Surface Finish	286
		8.6.3	E-Test	287
	8.7		e Direction	287
	Refe	erences		288

)		ng and N Su Interc	Microstructure Effects on Electromigration Reliability onnects	291
	Chao	-Kun Hu	, René Hübner, Lijuan Zhang,	
	Meik	e Hausch	tildt and Paul S. Ho	
	9.1	Introdu	ction	291
	9.2		migration Fundamentals	293
	×		EM Mass Flow	293
			EM Lifetime and Scaling Rule	294
		9.2.3		296
			Effect of Current Density on EM Lifetime	297
	9.3		crostructure	299
		9.3.1		299
		9.3.2		
		y.c <u>-</u>	Electron Microscope	301
		9.3.3	Orientation Imaging Microscopy in the Transmission	
		7.5.0	Electron Microscope	304
	9.4 I	ifetime l	Enhancement Control of the Control o	306
	<i>2.</i> 1	9.4.1	Effect of a Ta Liner	306
		9.4.2		308
		9.4.3		310
		9.4.4		311
		9.4.5		314
		9.4.6	CoWP Cap Near-Bamboo and Polycrystalline Cu Lines	319
	9.5		of Grain Size on EM Lifetime and Statistics	321
	9.6		ve-Scale Statistical Study of EM	326
	9.7	Summa		329
		owledgn		331
		rences	nonts	331
	Refer	chees		331
10	Mec	hanical l	Reliability of Low-k Dielectrics	339
			ls, Han Li and Joost J. Vlassak	
	10.1	Introdu	action	339
	10.1		nical Properties of Porous Low-k Materials	340
	10.2	10.2.1	Techniques to Measure Mechanical Properties	340
		10.2.1	of Thin Films	340
		10.2.2	Effect of Porosity on the Stiffness of Organosilicate	340
		10.2.2	Glass Films	342
		10.2.3		342
		10.2.3	Bridging Units	344
		10.2.4	Effect of UV Wavelength and Porogen Content	344
		10.2.4	on the Hardening Process of PECVD Low-k Dielectrics	349
	10.3	Erectu		352
	10.3		re Properties of Porous Low-k Materials Adhesion Measurement Methods	352
		10.3.1		354
		10.3.2 10.3.3	•	334
		10.5.3	Effect of Porosity and Network Structure on the Fracture Toughness of Organosilicate Glass Films	355
			roughness of Organosincate Glass Fillis	333

x Contents

		10.3.4	Effects of UV Cure on Fracture Properties	
			of Carbon-Doped Oxides	357
		10.3.5	Water Diffusion and Fracture Properties of Organosilicate	
			Glass Films	359
	10.4	Conclu	sion	361
	Refere	ences		362
11			eakdown in Advanced Interconnect Dielectrics va and Oliver Aubel	369
	Ennis	1. Ogan	a una Ouver Aubei	
	11.1	Introdu		369
			Dual-Damascene Integration of Low-k Dielectrics	370
			Low-k Types and Integrating Low-k Dielectrics	373
	11.2		lity Testing	378
			Measurement of Dielectric Degradation	378
			Reliability Analysis	390
			e Extrapolation and Models	397
			Trends and Concerns	403
		owledgm	ents	405
	Refer	ences		405
Sec	tion IV	New .	Approaches	435
12	3D In	iterconn	ect Technology	437
	John	U. Knick	erbocker, Lay Wai Kong, Sven Niese,	
	Alain	Diebold	and Ehrenfried Zschech	
	12.1	Introdu	ction	437
	12.2		sional Interconnected Circuits (3DICs)	,
	12.2		tem Applications	438
			. Knickerbocker	
			Introduction	438
			System Needs	441
			3D Interconnect Design and Architecture	444
			3D Fabrication and Interconnect Technology	446
			Trade-offs in Application Design and Product Applications	464
		12.2.6	Summary	466
	Ackno	owledgm	•	467
	12.3	Advanc	eed Microscopy Techniques for 3D Interconnect Characterization	467
		Lay Wa	i Kong, Sven Niese, Alain Diebold and Ehrenfried Zschech	
		12.3.1	Scanning Acoustic Microscopy	467
		12.3.2	IR Microscopy	473
		12.3.3	Transmission X-ray Microscopy and Tomography	474
		12.3.4	Microstructure Analysis	480
	12.4	Summa	nry	486
	- 0	ences		486

13	Carbon Nanotubes for Interconnects Mizuhisa Nihei, Motonobu Sato, Akio Kawabata, Shintaro Sato and Yuji Awano			491		
	13.1	*				
	13.2 Advantage of CNT Vias			491 492		
	13.3		ation Processes of CNT Vias	493		
	13.4	Electric	cal Properties of CNT Vias	496		
	13.5		it Reliability of CNT Vias	498		
	13.6	Conclu	asion	501		
	Ackn	owledgn	nents	501		
	Refer	rences		501		
14	Opti	cal Inter	rconnects	503		
	Wim	Bogaerts	S			
	14.1	Introdu	action	503		
	14.2	Optical	l Links	505		
		14.2.1	Waveguides	507		
			C \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	510		
			Transmitter: Light Source	513		
			Transmitter: Modulators	514		
			Receiver: Photodetector	517		
			Power Consumption and Heat Dissipation	517		
			Different Materials	518		
			Conclusion	519		
	14.3		ase for Silicon Photonics	519		
			2	519		
				523		
			Photodetectors	526 526		
			Light Sources Conclusion	526 527		
	14.4		l Networks on a Chip	527 528		
	14.4	-	WDM Point-to-Point Links	529		
				529		
		14.4.3		530		
	14.5		ation Strategies	532		
	17.5		Front-End-of-Line Integration	533		
		14.5.2	Backside Integration	535		
		14.5.3		535		
		14.5.4	e	536		
		14.5.5		537		
		14.5.6	1 1 0	537		
	14.6	Conclu		538		
	Refer	538				

xii Contents

15	Wireless Interchip Interconnects Takamaro Kikkawa		
	15.1	Introduction	543
	15.2	Wireless Interconnect Technologies	547
		15.2.1 Figure of Merit for Wireless Interconne	ects 547
		15.2.2 Capacitively Coupled Wireless Intercon	
		15.2.3 Inductively Coupled Wireless Interconn	
		15.2.4 Antennas and Propagation	553
	15.3 Conclusion		561
	Refer	561	
Ind	ex		565